



International Journal OF Engineering Sciences & Management Research

A REVIEW ON LMS AND DLMS ADAPTIVE FILTERS

Miss Rupali A. Mathe^{*1} & Dr.Ujwala A. Belorkar²

^{*1}EXTC, H.V.P.M COET, SGBAU, Amravati, Maharashtra, India.

²H.O.D in Dept.of EXTC, H.V.P.M COET, SGBAU, Amravati, Maharashtra, India

Keywords: LMS, DLMS, FPGA, Adaptive filter, Modelsim, VHDL.

ABSTRACT

The most important issue for practical signal processing applications is removing noise, echo etc. The hardware implementation of adaptive filters is a challenging issue in real-time practical noise cancellation, echo cancellation, applications. An adaptive filter is a kind of filter that changes and updates its specifications according to the application automatically. Adaptive filter in general consists of two basic processes, filtering process and adaptive weight control process. This adaptive weight control mechanism may be different algorithms such as LMS,DLMS,RLS,NLMS which are used for error minimization. This paper presents the design and implementation of LMS and DLMS adaptive filter architectures on a Field Programmable Gate Arrays (FPGA) chip. The adaptive filters LMS and DLMS are compared and analyzed on the basis of performance parameters such as Device utilization summary w.r.t. FPGA, Speed Factor and maximum operating frequency. The filter architecture is considered for designing and the VHDL hardware description language is used for algorithm modeling. The practical results of simulation are monitored using Modelsim. The proposed work by different authors in their literatures has concluded and they have shown their results efficiently. By summarizing all of the work by different authors we are going to carry out implementation processes which are mentioned above.

INTRODUCTION

Today, the main issues in most of the applications are noise signals or error signals due to which the originality of signals is lost. To overcome this problem, filters are used. Filters can be FIR or IIR. The filter is said to be optimum only when the statistical characteristics of the input data match the prior information on which the design of filter is based. The most efficient way for filters to be favorable is to use adaptive mechanism. But in some cases, the noise model is time varying and could not be removed by stationary- coefficient based filters. In advance, Adaptive filters are employed that could adapt their coefficients by changing the filter inputs. Adaptive filters may contain FIR or IIR filters. FIR filters are commonly used as they used forward paths only and are stable. The LMS algorithm is a well-known adaptive algorithm for updating filter coefficients in dynamic and unknown environments. However, the delay in the feedback error for updating the weights according to the LMS algorithm does not favors its pipeline implementation under high sampling rate condition. For that purpose the delayed LMS (DLMS) algorithm for pipeline implementation of LMS. The improved or delayed version of LMS is called as DLMS adaptive filter.

Microprocessors, microcontrollers and digital signal processors (DSP) chips perform fetching, decoding and execution stages sequentially and not simultaneously using fixed hardware and architecture. Therefore, they could not process data simultaneously. The FPGA chips are reconfigurable and can process data and information simultaneously for different processing applications. FPGAs have been used in a wide range of applications such as network communication, video communication and processing and cryptographic applications. The objective of the project is to present implementation of least mean square (LMS) adaptive filter and Delayed least mean square (DLMS) architectures on a Spartan Field Programmable Gate Arrays (FPGA) chip and compare their parameters.

LITERATURE REVIEW

Fohl and Matthies [1] implemented an adaptive filter on FPGA to investigate the applicability of this chip as a hardware base for real-time audio processing and they concluded that the FPGA is so suited for complex real-time audio processing. A 64-tap 9-bit LMS adaptive FIR filter for active noise control (ANC) was implemented on Altera Cyclone II FPGA considering a 24 KHZ uniform random noise signal.

Elhossini et al [2] has proposed three different architectures for implementing a least mean square (LMS) adaptive filtering algorithm, using a 16 bit fixed-point arithmetic representation. These architectures were implemented using the Xilinx multimedia board as an audio processing system. The Virtex-II FPGA chip is

International Journal OF Engineering Sciences & Management Research

used to implement the three architectures. A comparison is then made between the three alternative architectures with different filter lengths for performance and area. Results obtained showed an improvement by 90% in the critical part of the algorithm when used to perform it over a pure software implementation. The results was a total speed up 3.86 times. They had also showed that using a pure hardware implementation results in a much higher performance with somewhat lower flexibility.

Kim and Poularikas [3] in their paper developed classic ANC, variable step size ANC and SCAF ANC for removing noise in speech signals and compared those schemes according to their performance and computation complexity. In the paper, an adjusted step size LMS (least mean squares) algorithm is proposed for possible improvements in the performance of adaptive FIR filters in nonstationary environments. Nonstationary signals means that the statistical properties of the noise changes in time such as the high frequency channel time variations. They have proposed two methods to improve the adaptive filtering characteristics. One of the proposed methods is based on the signal to noise ratio value for adjusting the adaptive step size parameter. The other method is based on a self-correcting approach for a fast processing time. Both methods are compared to each other and to the classic approach used in the adaptive filtering area. Simulation results of comparing SCAF with a fixed step size LMS algorithm were presented.

Vella, and Debono [4] illustrated an LMS adaptive filter in a line echo cancellation scheme and different architectures were used to implement multiplication blocks for decreasing hardware utilization and increasing computation speed. The ever increasing data rates used in communication systems bring along the need for faster adaptive filtering systems that are capable of handling the echo tail generated. The two main requirements were kept in mind that were, i) robust and stable algorithms to ensure efficient functionality under these conditions and ii) more processing power. This paper describes the implementation of such an adaptive filter on a Xilinx Spartan 3 FPGA.

Pramod K. Meher and Meghamaheswari [5] In their paper, they have presented a modified delayed least means square (DLMS) adaptive algorithm to achieve lower adaptation-delay. They have proposed an efficient pipelined architecture for the implementation of this adaptive filter. They have shown that the proposed DLMS adaptive filter can be implemented by a pipelined inner-product computation unit for calculation of feedback error, and pipelined weight-update units consisting of N parallel multiply accumulators, for filter order N. From the synthesis results they have found that the existing structure involves nearly 50% more area-delay product (ADP) and nearly 74% more energy per sample (EPS) than the proposed one, in average. The best of the existing systolic structures [7], similarly, involves nearly 43% more ADP and nearly 35% higher EPS than the proposed one for the same filter orders.

CONCLUSION

The references above show that the hardware implementation of other simple filters finds it difficult to adaptively cancel the noise, echo factor suitably. Thus, they have used adaptive filters which are mostly used in signal processing applications for removing noise, echo etc. They have implemented different algorithm and found out that the advantages with respect to different performance parameters. They have also concluded that the Field Programmable Gate Array is a best tool for implementation. Thus, with respect to all of the above proposed work we will see the implementation of adaptive digital LMS and DLMS FIR filters on FPGA chip. The comparison of the behavior of algorithms in terms of Hardware utilization, convergence speed and the frequency will be carried out. The LMS and DLMS architecture is considered for filter designing and the VHDL hardware description language is used for algorithm modeling. The results of simulation will be monitored using the Modelsim software. Thus, we will see how efficient the pipelined structure of the DLMS will be and also their performance parameters.

ACKNOWLEDGEMENTS

We thank to the faculty and associates of EXTC department of HVPM college of Engg. & Tech. for their support who has helped me for these paper

REFERENCES

1. Wolfgang Fohl, and Jörn Matthies, "A fpga-based adaptive noise cancelling system, "Proceeding of the 12th International Conference on Digital Audio Effects (DAFX), Como, Italy, pp. 1-7, September 2009.
2. Ahmed Elhossini, ShawkiAreibi, and Robert Dony, "An fpga implementation of the LMS adaptive filter for audio processing, "IEEE International Conference on Reconfigurable Computing and FPGA's, pp. 1-8, September 2006.
3. Joonwan Kim, and A. D. Poularikas, "Comparison of two proposed methods in adaptive noise canceling, "Proceedings of the 35th Southeastern Symposium on System Theory (SSST), pp.400-403, March 2003.
4. Marc Vella, and Carl J. Debono, "The implementation of a high speed adaptive fir filter on a field programmable gate array,"IEEE Mediterranean Electro technical Conference (MELECON) ,Benalmadena, Spain, pp. 113-116, May 2006.
5. Pramod K. Meher and Meghamaheswari, "A High-Speed FIR Adaptive Filter Architecture using a Modified Delayed LMS Algorithm", 978-1-4244-9474-3/11/\$26.00 ©2011 IEEE.
6. Pramod Kumar Meher, Sang YoonPark, "Critical-Path Analysis and Low Complexity Implementation of LMS Adaptive Algorithm", IEEE Transaction on circuit and systems-I: Regular papers, Vol.61, No.3, March 2014.
7. ZhenbinGao, XiangyeZeng, Jingyi Wang, Jianfei Liu, "FPGA implementation of adaptive IIR filters with particle swarm optimization algorithm,"11th IEEE International Conference on Communication Systems (ICCS), Singapore, pp. 1364-1367, November 2008.
8. Alfredo Rosado-Muñoz, Manuel Bataller-Mompeán, EmilioSoria-Olivas, Claudio Scarante, and Juan F. Guerrero-Martínez, "FPGA implementation of an adaptive filter robust to impulsive noise: two approaches,"IEEE Transactions on Industrial Electronics, vol. 58, no. 3, pp. 860-870, March 2011.
9. R. Mustafa, M. A. Mohd Ali, C. Umat, and D. A. Al-Asady, "Design and implementation of least mean square adaptive filter on altera cyclone II field programmable gate array for active noise control,"IEEE Symposium on Industrial Electronics and Applications (ISIEA), Kuala Lumpur, Malaysia, pp. 479-484, October 2009.
10. Naresh Grover, Dr. M. K. Soni "Reduction of Power Consumption in FPGAs - An Overview", I.J. Information Engineering and Electronic Business , 2012, 5, 50-69
11. YaghoubMollaei, "Hardware implementation of adaptive filters, "Proceeding of IEEE Student Conference on Research and Development (SCOREd 2009), Malaysia, pp. 45-48, November 2009.
12. Hyung-il Kim, Kaushik Roy, "Ultra-Low Power DLMS Adaptive Filter For Hearing Aid Applications", ISLPED'01, August 6-7, 2001, Huntington Beach, California, USA. Copyright 2001 ACM 1-58113-371-5/01/0008.