A SURVEY ON A HIGH SPEED BINARY FLOATING POINT MULTIPLIER USING DADDA ALGORITHM IN FPGA. IJESMR [Internet]. 2017 Mar. 30 [cited 2026 Jun. 28];4(3):89-92. Available from: http://ijesmr.com/index.php/ijesmr/article/view/364