(1)
A REVIEW OF DESIGN AND SIMULATION OF PARALLEL CRC GENERATION ARCHITECTURE FOR HIGH SPEED APPLICATION. IJESMR 2015, 2 (5), 21-25.