1.
A LOW POWER SRAM USAGE IN FPGA MEMORY CELL. IJESMR. 2015;2(12):85-92. Accessed February 4, 2026. https://ijesmr.com/index.php/ijesmr/article/view/162