A SURVEY ON A HIGH SPEED BINARY FLOATING POINT MULTIPLIER USING DADDA ALGORITHM IN FPGA. IJESMR. 2017;4(3):89-92. Accessed February 4, 2026. https://ijesmr.com/index.php/ijesmr/article/view/364