[1]
“A LOW POWER SRAM USAGE IN FPGA MEMORY CELL”, IJESMR, vol. 2, no. 12, pp. 85–92, Dec. 2015, Accessed: Feb. 04, 2026. [Online]. Available: https://ijesmr.com/index.php/ijesmr/article/view/162