[1]
“ANALYSIS AND REDUCED THE COMPLEXITY OF ADPLL DESIGN ARCHITECTURE WITH K-BEST MIMO DETECTOR UP TO 1.5 GHZ”, IJESMR, vol. 3, no. 2, pp. 10–15, Feb. 2016, Accessed: Apr. 27, 2026. [Online]. Available: https://ijesmr.com/index.php/ijesmr/article/view/195