“A SURVEY ON A HIGH SPEED BINARY FLOATING POINT MULTIPLIER USING DADDA ALGORITHM IN FPGA”, IJESMR, vol. 4, no. 3, pp. 89–92, Mar. 2017, Accessed: Feb. 04, 2026. [Online]. Available: https://ijesmr.com/index.php/ijesmr/article/view/364