1.
A LOW POWER SRAM USAGE IN FPGA MEMORY CELL. IJESMR [Internet]. 2015 Dec. 30 [cited 2026 Feb. 4];2(12):85-92. Available from: https://ijesmr.com/index.php/ijesmr/article/view/162